



SOFTWARE SECURITY AND RANDOMIZATION THROUGH PROGRAM PARTITIONING AND CIRCUIT VARIATION

MOVING TARGET DEFENSE (MTD) '14 3 Nov 2014

Todd Andel Lindsey Whitehurst Todd McDonald

School of Computing University of South Alabama



Work performed under NSF grants CNS-1305369, DUE-1241675, DUE-1303384



Partitioning security critical program sections to FPGAs may mitigate many software security risks that rely on jumping within a program's address space.

Since we utilize reconfigurable hardware, our partition approach can be used to provide a dynamic and adaptive software layout, resulting in a continually changing target.



- Hardware/Software Paradigm and Program Partitioning
- Partitioning for Software Security
 - Where we're at
- Transitioning Towards Dynamic Target







FPGA growth has allowed for:

Customized reconfigurable "software" onto a hardware device





- Increasing Speed and Efficiency of Applications
- Protecting from Side-Channel-Analysis
- Protecting Intellectual Property and Preventing Tampering
- Dynamically Monitoring Programs at Runtime









Partitioning idea has been used for speedup a.k.a a co-processor



Reconfigurable logic changes this from a manufacture time decision to a compile time decision

CFITS (Center for Forensics, Information Technology, and Security)





- Determine if program partitioning between an FPGA and GPP can increase software security
 - Previous works do not provide functional protection of the code
 - Investigate system resilience against buffer overflow attacks
 - Well known and documented
 - Initial indication that system will enhance security
 - Cost-Effective Study
 - Determine the additional overhead added because of new configuration



- FPGAs do not have a program counter
 - Can attacks that rely on addresses be mitigated by running the vulnerable portions on an FPGA?
- For Example:
 - Stack Overflow
 - Heap Overflow
 - Return-to-libc





9	

Goal	
Implement Vulnerable Program, Demonstrate Vulnerabilities	\checkmark
Partition and Implement Software on GPP and FPGA	
Test Partitioned System	
Determine Overhead Associated with System	





Hardware

- Xilinx Virtex-5 LX50T FPGA on Diligent Genesis development board
- Microblaze Processor
 - Designed in Xilinx XPS Using Base System Builder
 - Acts as GPP
 - Uses GCC Compiler
 - Turned off Compiler Flags to Prevent Stack Protection
 - Simple C Program vulnerable to Buffer Overflows







Vulnerable as expected since sending in a larger license code than the buffer

#include <stdio.h></stdio.h>	int main()
#include <string.h></string.h>	{
#include <stdlib.h></stdlib.h>	init platform():
#include "platform.h"	char *myl icense –
	"notAValidLicenseButOverflowingTheBuffer":
int checkLicense(char **license)	if(checkLicense(&myLicense))
{	
char license_buffer[16];	printf("\n\n==================================
int valid_flag[1] = {0};	");
(strcpy)(license_buffer, *license);	printf("Correct License! Please Continue\n");
if((strcmp)(license_buffer,"validLicense")==0)	printf("====================================
{	;
valid_flag[0] = 1;	}
}	l else
return valid_flag[0];	I {
}	printf("\nIncorrect License, Access
	Denied.\n\n");
	}
	return 0;
	I }





- Microblaze Designed in Xilinx XPS
 - Includes dual-port BRAM
 - C program running on Microblaze
 - Attached to BRAM port A
- User core implemented in VHDL
 - checkLicense now a circuit
 - License key included
 - Attached to BRAM port B
- Trigger and data both passed through BRAM





- Control determined by value in base address of shared BRAM space
- Data located in next address location in BRAM
- While c program is in control, lock = 1
- While VHDL is in control, lock = 2

Memory Location	
0x90000000	Base Address of Shared BRAM
0x90000004	Lock
0x9000008	Data

Data and Trigger Via BRAM





Partition Design Operates as Intended





Unfinished

- More testing, runtime input
- Timing and Overhead
- Repeat for real GPP Partition vs. Microblaze



- Reconfigurable hardware allows target to change:
 - Two thrusts
 - 1. Partitioning
 - 2. Equivalent circuits



- Randomly select partition
 - Basic blocks, function, method, object
- Automate via HLL HDL compiler
 - SystemC, Streams-C, Impulse C
- Challenges
 - How to select partition and how often
 - Changing trigger and data changes between variants



- Take partition and produce circuit variants via polymorphic generator
 - Variants with same I/O relationship
 - Possibly change I/O relationships with fake inputs/fake outputs
 - Essentially a form of *indistinguishability* obfuscation



- Preferably we would like variants that:
 - Are generated randomly and efficiently
 - Hide some form of abstract information (topology, signals, components, function)
- Current techniques:
 - Iterative subcircuit selection and replacement
 - Deterministic hiding algorithms (mainly component hiding)





- Random Boolean logic expansion (using logic rules)
- Random circuit generation (generate random circuits until you find a match)
- Random function expansion (using BDD)



The Big Picture with Dynamic Partial Reconfiguration





- Hardware/Software Paradigm and Program Partitioning
- Partitioning for Software Security
 - Where we're at
- Transitioning Towards Dynamic Target





